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i. SUMMARY
The overall objective of this program is the development of
device design and processing techniques which permit the fabrication of
npn transistors suitable for high-efficiency switching applications where
the required BVcE 0 voltage is in the range of 400 to 600V. An important
aspect of the program has been the increase of the emitter area over that
available in present commercial devices.
The transistors described in this final report are 23 mm in
diameter and have an emitter area that is approximately eight times
larger than that practical with a TO-3 package. This "scale-up" has
been achieved without serious side-effects such as voids at the Si/header
interface and non-uniformities in the emitter current distribution.
The electrical performance achieved is consistent with the
predictions of the optimum design theory used for the transistor design.
Specific sections of the report describe the device design, wafer processing
techniques, and also various measurements which include DC characteristics,
the forward safe operating area, and switching times. A new method is
proposed for characterizing the switching performance of power transistors
for operation in switching regulator circuits. The report ends with
projected performance for a 33 mm diameter transistor.
2. INTRODUCTION
During the first half of the 1960's, the bipolar transistor
was generally viewed as a device capable of switching only relatively
low power levels. For most applications that needed a voltage blocking
capabilitygreater than about 200V and currents in excess of abou_ 30A,
the only semiconductor device available was a thyristor. These devices
usually had a much larger conducting area than did the transistors of
that era.
In the late 60's and early 70's, higher voltage
transistors became available at a cost that made them attractive for
off-line switching regulator applications. It is interesting to note
that the market need which spurred the cost reduction of these devices
was that of the automobile electronic ignition. The ignition applica-
tion requires an open-base sustaining voltage VCE O (sus) in the range
of 300 to 500V, which turns out to be convenient for applications using
rectified ii0 and 220V AC line voltage. The packaging and assembly
technology used for these transistors (TO-3) limited emitter areas
2
to about 0.2 cm , with the result that output power levels were limited
to a few hundred watts.
About that time, it became clear to a number of workers that
some of the techniques used for making large-area thyristors (e.g. 2 to
3 cm in diameter) might also be used to increase the conducting area
of bipolar transistors. A notable effort along these lines was the
Westinghouse 1401.
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This transistor had a metallurgical emitter area of 2.2 cm
and used a "single-diffused" impurity profile. That is, the base region
is lightly-doped with respect to the collector. An inherent feature of
this profile is that the current density that can be controlled for a
given VCE 0 (sus) is considerably less than that of a "triple-diffused"
or epitaxial collector profile, where the collector is lightly doped
with respect to the base. Other disadvantages are the low value of
VCE O (sus) that is practical C_ 250V) and the long rise and fall times
during switching, e.g.,l to 2 _s.
In the meantime, circuit designers working with higher voltage
TO-3's overcame one of the drawbacks of triple-diffused transistors
i.e. device failure during turn-off of inductive loads, by adding
protective networks that by-pass the inductive energy around the
transistor during turn-off. This improvement, coupled with the ability
to control higher current densities and the ability to operate at
higher switching frequencies, favors the triple-diffused type of
profile over the single-diffused for most power electronic applications.
There are some noteworthy exceptions to this rule, namely, applications
where the transistor must dissipate a significant amount of power,
e.g., low-frequency amplifiers and current limiting circuits.
As experience with high-voltage TO-3 size transistors increased,
it became clear that there were applications e.g. motor control, induc-
tion heating, and inverters in the 5 to 20 KW range, where a larger area
transistor would be useful. In these applications, the alternative
approach of paralleling many smaller devices presents problems due to
non-uniform current distribution during turn-off. Thus, a single large
transistor was needed.
The obvious question is: can larger transistors be made and
still be cost-competitive? We believe the answer to this question is
"yes". For example, the techniques described in this report are
routinely used to produce interdigitated thyristors up to 5 cm in
diameter. While the steps necessary to adapt thyristor and rectifier
processing techniques to transistors are not trivial, they pose no major
technological hurdles. We are confident that many of the processing
and design procedures worked out for the present 23 mm transistors will
be applicable to even larger devices.
This final report describes our approach to the adaptation
of these techniques. The first section of the report describes the
basic device design, with subsequent sections dealing with processing,
measurement of switching performance, and projections of performance
for a larger 33 nun diameter transistor.
3. DEVICE DESIGN
3.1 Background
As is true in many situations, the design of a transistor ••
requires a compromise. The desire to achieve a large blocking voltage
conflicts with the need to control a large collector current at a given
current gain hFE. By using appropriate models for transistor behavior,
it is possible to state this conflict quantitatively and at the same
time develop an "optimized" design [I]. For example, if VCE 0 (sus) and
hFE (at some VCE) are given, then it is possible to determine an impurity
profile that will maximize the collector current density, •thereby giving a
minimum area design (for a given IC), or a maximum current (for a given
emitter area _).
The physical reasons for this result can be traced to basic
electrical properties of silicon, e.g.,carrier mobilities, impact
ionization coefficients, and heavy doping effects. Therefore, once VCE 0 (sus)
and hFE (VcE) are chosen, there will be a corresponding current
density that cannot be exceeded and the only way to obtain the desired
IC is to make _ large enough.
There are also other criteria which influence the transistor
design. For example, switching times, forward and reverse safe-operating-
areas, and junction leakage currents should be given consideration when
designing a transistor; however, in most designs, the dominant terms are
VCE 0 (sus) together with some specification describing the on state,
such as hFE at some IC and VCE.
3.2 Design Examples
To demonstrate the design approach used during this contract,
two examples are given here for VCE 0 (sus) = 400V and 600V. During the
contract period, the method of [i] was modified to include the difference
in electron diffusion coefficient D between base and collector regions.n
Also, the optimization sequence of [i] has been included as part of a
computer program and the optimum impurity profile is now obtained directly
without any intermediate steps.
The fact that current density goes through a maximum is demon-
strated in Fig. i. In this Figure, the peak current gain hFE 0 is related
to the impurity profile of Fig. 2 by
G
e (1)
hFE 0 = QB/D B
1013 -4
where Ge = 5 x cm -s and is the emitter "Gummel number". QB is
the total number of base impurity atoms per unit area, shown as the shaded
area of Fig. 2. For an npn transistor
FwBO
QB = i NA(X) dx (2)
J
o
where NA is the base acceptor concentration and WBO is the metallurgical
base width. DB is the electron diffusion coefficient in the base and is
approximately equal to 20 cm2/s for the type of designs used in this
program.
Thus, as hFE O is increased the "device variable" QB decreases
according to (i). The remaining axis of Fig. i is called the reach-
through parameter m and is defined by
m = Nc/NBB (3)
where NC is the collector doping and NBB is doping that corresponds to
bulk breakdown with the emitter open (BVcBo). Once m and hFE 0 are chosen,
it is possible to determine the three device variables QB' NC and WC,
as is shown in [i]. Of these three, the collector width WC is the most
critical in terms of meeting a given VCE O (sus), hFE specification. The
optimum design results are summarized in Table i.
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Fig. l(a) Optimum design results for VCE 0 (sus) = 400V. Collector current density is plotted
perpendicular to the plane formed by peak current gain (hFEO) and reach-through
parameter m.
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Fig. l(b) Optimum design results for 600V. Collector current density is plotted perpendicular to the
plane formed by peak current gain (hFEo) and reach-through parameter m.
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Fig. 2 General shape of the triple-diffused impurity profile.
oTABLE i
Optimum designs for _E=I0 at VCE=2,5V
VcEo(sUs) JC 'max NC WC _EO QB
(V) (A/cm2) (cm-3) (_m) - cm-2
400 81.4 1.72xi014 44.1 23.6 4.24xi013
600 32.1 1.01xl014 69.1 23.6 4.24xi013
physical constants : DC = 22 cm2/s, G = 5x1013 cm-4-s p = 1.3x103 cm2/_-s)e ' co
DB = 20 cm2/s, ionization coefficient data from (i).
3.3 Sensitivity to Changes in Device Variables
It is important to consider Variations in the three device
variables, particularly if the device is to be manufactured in large
numbers. The design theory has been extended to include the case
where two of the variables are fixed and the third is varied over a
r_nge and the resulting hFE and VCE 0 (sus) is calculated. In this way,
estimates of an acceptable limit on each device variable can be determined.
For example, Fig. 3 shows the effects of changing NC, WC and
hFE O. For this example VCE 0 (sus) was chosen to be 450V and an2
= 1.0 cm was assumed. As an example of specification limits, it was
assumed that VCE O (sus) _ 400V and hFE _ i0 at IC = 50A, VCE = 2.5V.
The curves of Fig. 3 then show the maximum acceptable range of WC (43 to
60 microns), NC (0.58 to 2.2 x 1014 ) and hFE 0 (16 tO 43). In reality,
operation within smaller ranges would be desirable since all three quantities
will have some distribution about the optimum value.
3.4 Emitter-Base Geometry
The design of the previous section assumes that the current
density is uniformly distributed over the emitter. In reality, this
never occurs since the lateral flow (under the emitter) of the base
current IB results in a "crowding" of the emitter current to the edge
of the emitter stripe.
During the contract a new analysis of this problem has been
worked out [2]. The two important parameters which characterize an
interdigitated emitter-base geometry are the metallurgical emitter area
_M and the perimeter along the base-emitter boundary Z. For most designs
it is possible to relate the emitter finger width to _M and Z by
_M = Z LE (4)
where LE is approximately equal to one-half of the average emitter stripe
width.
ii
Most base-emitter geometries can be characterized by a
"cross-over current" ICR defined by
2
Z i + b G DC (5)
ICR = 36 q LE b e
where b is the electron-hole mobility ratio at high injection levels
(b = 2), and DC = 22 cm2/s is the high-level electron diffusion coefficient
in the collector. As IC becomes comparable to ICR, current crowding
effects decrease the "effective" emitter area _ from the metallurgical
area AEM. In this context, AE is the area of a one-dimensional transistor
with equal hFE.
Figure 4 shows an example of the _ reduction that occurs with
increasing Ic for a mask design (659) that is described in Section 4 of this
report. This graph was calculated using the mask dimensions and the
analysis of [2]. Taken together with Fig. i, this graph demonstrates the
fact that the amount of interdigitation required will decrease for higher
voltage transistors. For example, the maximum current density decreases
from 81 to 32 A/cm 2 as VCE 0 (sus) increases from 400 to 600V. Operating
with _ at the same percentage of _M would then allow almost a factor of
3 increase in LE. This means that photolithography and emitter patterning
techniques become less stringent as VCE 0 (sus) is increased.
3.5 Forward Saf_ Operating Area
In the initial part of the program, a fair amount of effort
was placed on predicting and measuring the forward SOA. Recently,
switching performance has received more attention and for these appli-
cations, forward SOA is of secondary importance.
For applications where the transistor must dissipate significant
power, as in a linear amplifier, the forward SOA is important and can be
increased by "building-in" emitter ballast resistance _ by selective
emitter metallization schemes. For these applications, a realistic
operating boundary is the onset of thermal instability which is shown
in Fig. 5. It can be seen that the forward SOA can be improved sub-
stantially by making small increases in _.
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Fig. 3(a) Sensitivity o£ VCE0 (sus) and hFE (I c = 50A, VCE = 2.5V) to colZeetor doping.
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Fig. 3(5) Sensitivity of VCE0 (sum) and hFE (IC = 50A, VCE = 2.5V) to collector width.
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Fig. 3(c) Sensitivity of VCE O (sus) and hFE (Ic = 50A, VCE = 2.5V) to peak current gain.
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Fig. 4 Effective area vs. collector current for the 659 mask
design (AEM = 1.6 cm 2, Z = 33 cm, ICR = 142A).
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Curve 714625-A
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Fig. 5 Collector current vs. collector emitter voltage corresponding
to the onset of thermal instability with emitter ballast
resistance as the parameter.
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3.6 Dynamic Considerations
At the present time, there is no comprehensive design theory
for predicting the switching performance of bipolar transistors. This
difficulty can be traced to the dearth of practical device models that
account for device/circuit interaction in a typical regulator application.
The inadequacy is particularly evident in trying to predict the turn-on
and turn-off waveforms or the point of onset of second breakdown
(Reverse SOA) for switching regulator type circuits.
Some progress has been made in predicting turn-on waveforms
with a resistive load and also storage time, which is relatively insensitive
to load inductance.
3.6.1 Turn-on
When the transistor is turned-on, a charge due to excess carriers
is initially supplied to the metallurgical base and emitter regions of the
transistor. As the turn-on process continues, the excess carrier con-
centrations reach a point where the base-collector junction changes from
a blocking to an injecting junction and the effective base region "widens"
into the metallurgical collector. Beyond this point, the turn-on process
tends to slow down because of the relatively long time it takes to build-
up the steady-state carrier profiles in the collector.
This process has been analyzed using a charge-control model [4]
for the case of a resistive load. For this project, the predicted wave-
forms have been calculated for the 450V optimum design indicated in Fig. 3,
The collector current rise time corresponding to a i0 to 90
percent increase in ic(t) is shown in Fig. 6, where a step-like base drive
current IBF is assumed. As one might expect, increasing IBF decreases the
rise time. The abrupt increase in the slope of the curves corresponds
to the onset of the base-widening process. On this portion of the curve,
t is a strong function of IC and IBF. It can be seen that t values inr r
the range of 0.2 to 0.5 _s should be obtainable for IC in the range of
40 to 60A.
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Fig. 6 Collector current rise time vs. collector current for
different turn-on base currents.
The behavior of vcE(t) during turn-on is usually of more
interest, since the voltage waveform exhibits a "tail" that can contribute
a signiffcant component to the overall switching loss. Figure 7 shows
the predicted waveforms for the same conditions as in Fig. 6. Again,
the abrupt change in slope at VCE = 14.7V is due to the onset of the base-
widening. Beyond this point vCE is directly proportional to the thickness
of the neutral or unmodulated portion of the collector.
3.6.2 Storage Time
Under this program a model for storage time has also been developed.
This model accounts for the behavior in the "active" and "remote" base
regions during the time it takes to reduce the excess hole concentration
+
to zero at the n-n (collector) junction by applying a reverse base
current IBR.
It is intended that the details of the analysis will be published
at a later date. For present purposes it is only necessary to consider
the results of the analysis. The curves of Fig. 8 are plotted for dif-
ferent values of base drive which is assumed to be symmetrical, i.e.,
IBF = IBR. If lifetime is varied, it has a monotonic effect on storage
time with the greatest influence being at low values of IC as can be
seen from Fig. 9.
The reason the curves show ts going to zero as IC increases
is that the "internal" base current required to achieve IC is increasing
and a smaller portion of the terminal current IB is then available to
forward bias the "remote" base-collector diode. Eventually, all of I B
is required to turn-on the transistor and it is no longer possible to
forward bias the remote base-collector diode. At this point t = 0 and
S
the operating point moves from the classical to the quasi-saturation
region of the collector characteristic. For an approximate operating
range of i0 to 60A of collector current these calculations show that
a t in the range of i to 3 _s can be expected for typical base drive
s
conditions.
20
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Fig. 7 Collector-emitter voltage waveforms for different
turn-on base currents.
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Fig. 8 Storage time vs. collector current with base current
as the parameter.
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Fig. 9 Storage time vs. collector current with collector recombination
lifetime as the parameter (IBF = IBR).
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3.7 Other Considerations
For the calculations of Sections 3.2 and 3.3, the effect of collector
recombination is ignored; however, a decreasing value of T can seriously
degrade hFE, since additional base current is now required to accommodate
the recombination process occurring in the base-widened portion of the
collector.
The influence of T on hFE at IC = 50A and ts at IC = 20A is
shown in Fig. i0. The value of hFE for an infinite T is 12.9. It is
possible to stay within i0 percent of this value provided T _ 35 _s. Thus
this type of calculation can be used to provide a guide for lifetime
requirements of the wafer processing.
The topics of turn-off behavior and reverse SOA are discussed
in Section 5. Also included in that section are comparisons between
measurements and the models used for the device designs of the present
section.
Curve714654-A
I00 I0
ts@IC=20A
IBF=IBR=4A
450VDesign ts
5.0
hFE6 IC=50A
VCE=2-5V
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'._ I0 1.0
8
6 hFE 0.6
4 0.4
2 0.2
1 0.I
l I0 I00
•_(p.s)
Fig. i0 Influence of lifetime on the
current gain and storage time for the
VcEo(sUs) = 450V design
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4. PROCESSING INVESTIGATION
4.1 Packaging Considerations
One of the major strengths of the approach used in this program
is that maximum use is made of existing Westinghouse high-power silicon
device technology. The Problems of fabricating p-n junctions over a large
area, say _ 2 cm2 have been solved to a large extent with these techniques
In addition, problems with "hot spots" due to voids in the
silicon-metal interface are generally avoided with present techniques•
These include alloying the silicon wafer to a molybdenum substrate and
then packaging the resulting element or "fusion" under pressure to ensure
good electrical and thermal contact. This process has been termed
Compression-Bonded Encapsulation @, or CBE, and has many advantages
which are appealing for large-area transistor fabrication.
The CBE technique differs significantly from methods used to
make the large majority of power transistors which typically have a chip
2
area < i cm . For these devices, the silicon chip or die is solder-bonded
to a header, and base and emitter contact is made via soldered tabs or
ultrasonically-bonded wires as shown in Fig. ii. "
It might appear that the conventional methods could be
"scaled-up" to larger areas, but there are difficulties with this approach.
Contacting the emitter area with many wire bonds would be needed to ensure
uniform current distribution. This becomes topologically awkward and also
expensive. In addition, solder-bonding a large area chip runs the risk
of forming a void which can seriously degrade the forward SOA.
The CBE technique overcomes these problems and, in addition,
provides an opportunity for topside heat removal if a disc-type package
is used. Figure ii shows the cross-section of the stud package which
was used for most of the devices fabricated under this program. This
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Fig. ii Cross-sections showing conventional and CBE assembly techniques. The external
package (not shown) provides the compressive force indicated by the arrows.
package is generally more convenient to use and the resulting thermal
resistance (0.13 to 0.18 °C/W) is adequate for most applications.
Figures 12 and 13 show the transistor fusion and stud package. Figure 14
is reproduction of the metallization pattern of the 659 mask used for
the fusion of Fig. 12.
4.2 Impurity Profile
While the techniques used under this program have many things
in common with high-power rectifier and thyristor technology, there are
also some significant differences. Foremost among these is the impurity
profile, which is shown in Fig. 15 for a typical design. It can be seen
that the junction depths are considerably shallower than for a typical
high-power rectifier or thyristor.
It is worth noting that deeper junctions could also be used
here, but this would require some sacrifice in switching times tr and tf.
However, the advantage of this approach is that there would be some
improvement in the base-collector breakdown voltage (BVcB0) due to the
improved contouring that can be obtained with a deeper base-collector
junction [5]. In addition, some improvement beyond the 1'optimum design"
results can be obtained if the base contains a region that has a concen-
tration comparable to the collector. This problem has been investigated
by Kotowski [6], who concludes that for metallurgical base-widths less
than approximately WC/5, the improvement will be negligible. Thus a
WBO > 20 _m would probably be necessary.
The improvements that might be obtained with a deeper base-
collector junction become of secondary importance if the transistor is
to have low losses during turn-off. As shown in Section 5, these losses
are usually dominant and therefore limit the maximum switching frequency.
For this reason, emphasis was placed on a profile having a metallurgical
base-width of i0 to 12 _m.
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I23 mm
Fig. 12 Transistor fusion with emitter preform attached.
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RM-79006
Fig. 13 Stud Package used for encapsulating fusion of Fig. 12.
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RM-79549
Fig. 14 Metallization pattern for 659 mask.
The outer diameter is 1.67 cm.
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Curve 714656-A
Fig. 15 Impurity profile showing typical concentrations and dimensions.
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4.3 Wafer and Fusion Processingl
Standard silicon wafer processing techniques were used to fabri-
cate the transistor wafers. Numerous processing options were investigated
and the particular sequence outlined in Fig. 16 was found to give the most
favorable results. This Figure also shows a schematic cross-section of the
wafer at each step.
The "emitter preform" is a replica of the metallized emitter
region that is etched from a thin sheet (6 mil) of molybdenum. As shown
in Fig. ii, the preform allows metallurgical contact to the emitter hut
avoids shorting out the base, which is contacted separately at the center
of the fusion.
Beveling the base-collector junction is accomplished using a
5 deg. (negative) bevel. As described in the Interim Report [7], high-
voltage planar junctions were also investigated with some success; however
it was felt that this process requires additional work before it can
compete satisfactorily with the standard bevel-etch technique.
For the diffusion steps, the phosphorous and boron d±l_usions
are conventional open tube processes (POCI 3 and BBr 3) while the Ga-AI
diffusion is a sealed-tube process. The experimental results obtained
under this contract indicate that the process of Fig. 16 is a good
candidate for a production process of large-area transistors.
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5. ELECTRICAL PERFORMANCE
Several electrical characteristics were measured for each
experimental run of transistors. Typically, these measurements included
the characteristics discussed in Section 2 (hFE, VCE 0 (sus), forward SOA,
tt, and ts )" In addition, a new method of rating the switching perfor-
mance [8] was developed during this program. These new results are sum-
marized in this section. Detailed device data is given in Appendices 1
and 2. Appendix 1 summarizes the results obtained during the period
i
covered by the Interim Report [7], while Appendix 2 gives data on devices
fabricated during the final portion of the contract.
5.1 Collector Characteristic
The collector characteristics were measured using a Tektronix
576 curve tracer with a 176 power pulse unit. This combination has a
maximum IB of 20A and a maximum IC of 200A. VCE 0 (sus) was measured
using a conventional inductive load circuit with a load inductance of
25 mH. Two examples of the collector characteristics are shown in
Fig. 17 for devices having different VCE 0 (sus) voltages.
At large currents, hFE becomes approximately inversely pro-
portional to IC. That is, the product hFE IC approaches a constant.
As noted in Table 2 transistor 25A21 has hFE IC = 700A and for 21A7,
hFE IC = 2500A. These values are about 70 percent of the maximum
hFE IC products one could expect with infinite lifetime and all other
device parameters at their optimum values.
Figure 18 shows the distribution of hFE IC vs. VCE 0 (sus) for
approximately 50 devices taken from different experimental runs. It can
be seen that hFE IC for some devices exceeds the maximum theoretical
1013 -4value. This is most likely due to G exceeding the value of 5 x cm -s
e = 1013 -4which was used for the calculation. Values of G 8 x cm -s
e
have been obtained in some cases, e.g.,see Table 2. These G values aree
also in agreement with the results reported in [9].
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Device 25 A 21
VcEo(sUs) = 485V
Device 21A 7
VcEo(sUs) = 190V
Fig. 17. Measured collector characteristics for two devices with different
sustaining voltage.
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TABLE 2
Characteristics of Transistors of Fig. 17
(3) Measuredc.. Maximum (2)
VcEo(sUs) Ge4 hFE IC'£) hFE I C
(V) (cm -s) (A) (A)
1013485 8.02 x 700 988
1013190 6.0 x 2500 3410
Notes:
(i) VCE = 2.5V, hFE = i0
(2) For T = _ using _asur_d Ge, the current-crowding analysis of [2],
and NC = 1.43 x i0-- cm-_.
(3) At IC = 200 mA.
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The devices of Fig. 18 showed collector lifetimes in the range
of i0 to 40 _s. This variation accounts for some of the scatter in the
data points. Other quantities also vary about their target values, e.g.,
hFEO, NC and WC, and contribute to the dispersion of the data points.
The amount of scatter indicated in Fig. 18 is considered to
be acceptable as a starting point for an initial attempt at quantity
production. Refinements in production methods can be expected to reduce
the scatter.
5.2 Forward SOA
Some experiments were carried out using a metallization pattern
which increases the effective value of series emitter resistance _.
In this way it was possible to increase the forward SOA as mentioned in
Section 2 in connection with Fig. 5.
The normal 659 mask pattern typically gives an _ of 3 milli-
ohms, as measured on the 576 curve tracer by the floating collector method
[I0]. For a one second test at VCE = i00, the predicted IC for thermal
instability• is 1.35A for this _.
As _ is increased, the thermal instability collector current
will increase as shown by the curve of Fig. 19. _ was measured for a
number of devices which were subjected to successive single pulses
(t = one second). IC was increased in 0.5A steps until second break-P
down (SB) was detected. The data points of Fig. 19 show the largest value
of IC for which SB was not observed during the one second pulse.
It can be seen that the points follow the theory reasonably
well for _ < 15 milliohms. For larger _ there is a marked deviation
from the theory and increasing _ results in no improvement in IC,SB.
It is likely that the simple one-dimensional model used for the calculations
is no longer applicable for large _ and it becomes necessary to consider
two-dimensional effects [ii].
37
Curve 716022-A
104 i i , i
OptimumValue
for 659Mask
Ge= 5x 1013cm-4 s
3/=oo
00
eo •
0
0
Run
,25A
. o 27123
102 1 I i i
1 2 4 6 8
VCE0 (sus) (V)
Fig. 18 Measured gain-current product vs. sustaining voltage
for devices from three different runs.
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Fig. 19 Second breakdown current vs. emitter ballast resistance.
The measured currents are the large, values that pass
the test for 0.5A increments.
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Figure 20 shows the predicted forward SOA for different pulse
times assuming a single pulse of duration t . These curves were calculatedP
by using measured transient thermal impedance data together with the
criterion that the transistor becomes thermally unstable at a particular
junction-to-case temperature. This temperature will be a function of
IC and _. Since the transistor must be in the thermally unstable mode
for some time before it reaches second breakdown, these predictions
will be conservative for short pulse times, e.g.,t < 1 ms.P
5.3 Switching Performance - Resistive Load
Only a limited number of measurements were made under resistive
load conditions because this circuit does not adequately reflect operation
in most inverter applications. Figure 21 shows turn-on and turn-off
waveforms for transistor 18B53. It can be seen that the turn-on waveforms
are in qualitative agreement with the predictions of Figs. 6 and 7.
The turn-off waveforms show t = 4.5 _s (at 0.9 IC) which iss
larger than one might expect from Fig. 8. This is probably due to a
higher lifetime and hFE O for transistor 18B53 than was used for the
calculations of Fig. 8. For example, with the measured hFE O (= 45) and
a T of 35 _s, a storage time of 3.9 _s is predicted. This is reasonably
close to the measured value.
5.4 Switching Performance - Inductive Load
A large number of measurements were made using the test circuit
of Fig. 22 which simulates the waveforms seen in a typical switching
regulator circuit. For these tests a vCE snubber circuit was not used, so
that vcE(t) rose very rapidly to the clamp voltage during turn-offj
See Fig. 23(a). For this test IBF = 15A, IBR = 8A, VCC = 300V and
L = 280 _H. It can be seen that a peakpower of 14 KW is reached during
turn-off as shown in Fig. 23(b). This represents a "worst-case" situation
for the transistor. Peak-powe_ in excess of 27 KW (90A @ 300V) have been
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Fig. 20 Forward SOA diagram for different pulse times.
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Fig. 21(a). ic(t) and vcE(t) waveforms for transistor 18B53.
Scales: iC = 5 A/d, vCE = 20 V/d, t = 0.2 _s/d.
IBF = 6A, VCC = 200V.
Fig. 21(b). Turn-off waveforms for transistor 18B53.
Scales: iC = 5 A/d, iB = 1 A/d,
t = 1 _s/d. IBF = IBR = 3A.
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Dwg. 6439A26
Fig. 22 Test circuit used for switching performance evaluation.
(a)
(b)
Fig. 23. Turn-off waveforms for transistor 22B-92. Scales:
(a) in = i0 A/d, v = 50 V/d, t = 0.i _s/d.(b) i_ = i0 A/d, pCE 2 KW/d, t = 0.I _s/d.
T = _3.5°C.
c
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applied during turn-off with no destructive effects; however this topic
(which is related to the reverse SOA) requires additional investigation.
5.4.1 Waveform Measurements
Figure 24 shows a block diagram of the measurement set-up used
to evaluate the switching performance [8]. The gated integrator integrates
the multiplier output of a Philips PM 3252 oscilloscope during the interval
^ ^
of interest, e.g. for the time interval where p(t) _ p/10 and p is the
peak power. (It has been found that no serious error results if an even
larger interval of tg = 1 _s is used.)
The integrator output is proportional to a switching
energy, EON or EoFF,corresponding to the turn-on or turn-off intervals.
A typical set of data is shown in the waveforms of Fig. 25. For this
test, the integrator gave EOF F = 4.03 mJ. Assuming a triangular p(t)
waveform during turn-off, the triangle would have a base equal to
2 x 4.03 x 10-3/20.8 x 103 = 0.39 _s, which agrees well with the p(t)
waveform shown. Similar measurements have been made during turn-on [8].
The idea of using EON and EOF F to describe the switching per-
formance is appealing because it is not necessary to take into account
the detailed shape of the vCE (t) and ic(t) waveforms during the switching
interval. This is particularly true for the p(t) waveform during turn-on,
which can be rather complex, e.__.,see Fig. 26. For this example
EON = 2.65 mJ.
5.4.2 Energy Loss Measurements
EON and EOF F have been measured for a wide range of conditions
on a single transistor that is typical of the recent experimental runs.
Perhaps the most important type of data obtained using this method is
shown in Fig. 27, which shows EOF F and EON as a function of case
temperature and peak collector current. Because the average power is
kept to a small value during the measurement, the junction temperature
is approximately equal to the case temperature. With this data and
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Fig. 24 Block diagram of switching-loss measurement.
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_Transistor - Test Data - Inductive Switching
Date 12-12-76
Device 22B #106
VCE lO0___V/d TC = 25 °C
ic 20 A/d VCC = 250 V
^
p - W/d iC = 85 A
t 0.i _s/d IBI = 15 A
IB2 = 7 A
L = 280 _H
L = 1o5 _H
s
VcE, 200 V/d
_mm, ic 20 A/d
mmmmm mmm
p. 4 k W/d Vint = 10.08V
SF = 0.5 mJ/V
t 0.i _s/d
EOFF = 4.03 mJ
VcE i00 V/d
t : 1.3 Us
sv
i8 i0 A/d
p. 20 k W/d
t 0.5 _s/d
Fig. 25. Example of waveforms for the turn-off interval, showing
collector-current, collector-emitter voltage, instantaneous 47
power, base current and integrator gating signal.
RM-78300
(a)
(b)
Fig. 26. Turn-on waveforms for device 25A-49. Scales;
(a) i_p= 20A/d, v_ = i00 V/d, t = 0.I _s/d,
(b) i_ = 20A/d, p_ 2 KW/d, t = 0.i _s/d.
L = 530 _H, Ls = 0, VCC = 300V, TC = 30°C.
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Fig. 27 Measured turn-on and turn-off losses.
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knowledge of the intended pulse repetition rate, it is possible to
estimate the total switching losses.
For example, for a single periodic pulse of repetition frequency
f(= I/T), with a conduction time tcond, the total power lost in the
transistor is
PL = (EoN + EOFF)f + PON " 6 (6)
where _ = tcond/T and PON is the steady-state conduction power. PON
can be obtained from the collector characteristic using the IBF of
interest. EON, EOF F and PON will all be functions of junction temperature
Tj. Of these three terms, the most sensitive is EOFF, which increases
by approximately 2.5 times as Tj increases from room temperature to 150°C.
Using the data of Fig. 27, together with PON' which can be
obtained from the 576 curve tracer, it is possible to determine whether
a particular operating frequency will permit thermal_ stable operation
or not. This determination can be made without subjecting the device
to thermal runaway conditions as is demonstrated in Fig. 28.
For this example, PL is calculated from (6) for two frequencies.
Also shown in Fig. 28 is a plot that is determined by the heat flow
path from junction to ambient. In some systems the determination of this
curve can be rather involved; however, it is usually possible to estimate
Tj - TA as a function of the power dissipated PD at the junction. As
an example, for a junction to case thermal resistance ROj C and "heat
sink" thermal resistance ROCA, PD is given by
Tj - TA (7)
PD = + R8RejC CA
For simple systems where heat flow is due to conduction, R0CA will be
constant and a straight line plot as shown in Fig. 28 will apply. For
convection, forced-air, or liquid cooled systems a more complicated
plot may be required.
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28 Total power lost in the transistor (P) and dissipated power-(Pn) due to the thermal path
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through the device and heat sink vs. Lunction temperature. PL _s shown for two frequencies.
By breaking the problem into two parts, one of determining
PL vs. Tj and one of determining PD vs. Tj, it is possible to predict
the steady-state operating conditions. In addition, one can determine
what device and circuit conditions will lead to thermal runaway. For
example, if Rej C + ReCA = 0.4 °C/W and f = 20 KHz, Fig. 28 shows stable
operation at PL = PD = 95W and Tj = 100°C, for a collector current of
50A. If f is increased to 50 KHz, there is no PL = PD solution and an
actual system would be thermally unstable. To obtain a steady-state
solution at this frequency, TA must be decreased or ReCA decreased.
This idea can be extended further by defining a "maximum safe-
operating frequency" SOF, which corresponds to some maximum safe junction
temperature, TjNAX. In practice, TjMAX will be somewhat less than the
temperature for which increasing junction leakage current leads to
transistor thermal runaway.
From (6) the SOF is given by
TjNAX - TA ]SOF = Re--_C¥ ROCA PON _ /(EoN+ EOFF) (8)
The SOF is plotted vs. the effective heat sink thermal resistance RecA
in Fig. 29 for a particular example.
It can be seen that operation in excess of i00 KHz is possible
provided ROC A and iC are kept within the appropriate limits. In addition,
switching VI products in excess of 24 KVA can be obtained at lower
frequencies.
5.5 Reverse SOA
Most "high-voltage" transistors are subject to a failure mechanism
(second breakdown) that can occur during turn-off of an inductive load.
The region of the IC, VCE plane within which the failure mechanism can be
triggered is termed the Reverse Safe-Operating Area (SOA), a name sug-
gested by the more familiar forward SOA.
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Fig. 29 Safe operating frequency vs. heat sink thermal resistance
for different collector currents.
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Fig. 30 Reverse Operating Area and Test Circuit.
At present, we have only a limited knowledge of the Reverse SOA
for the D60T. An interpretation of some recent work at the National Bureau
of Standards [12] suggests that the Reverse SOA will have the general shape
shown in Fig. 30, where the curves are drawn for constant IBR, or with
VBE clamped to a voltage source (which prevents breakdown of the emitter-
base junction).
The details of these curves for the present transistors are
still being determined. Experience to date shows that the curves for
IBR < IOA lie to the right of the point IC 80A, Vx, where Vx = VCEO (sus)
- 50V.
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6. SCALE-UP STUDY
As noted in the interim report, the methods developed during
the present contract period can be extended to even large devices. As
part of the present program, a preliminary design has been worked out
for a 33 mm dia. fusion, which is the next larger diameter in production
at the Westinghouse Semiconductor Division.
6.1 33 mm Design
2
For this design a metallurgical emitter area of 3 cm was
assumed with an LE = 15 mils (381 _m), which is the same width used
on the present 659 mask. Table 3 gives the predicted electrical per-
formance for this size. The overall current handling capability is
expected to increase by more than a factor of two over the present 23 nun
design.
It can be seen that a considerably larger base current will
also be required. The present base lead is rated at 20A of DC current.
The base lead wire can be increased in diameter without much difficulty;
however, there is an additional problem related to the voltage distribution
along the base metallization pattern. Although transverse current flow
through a distributed base resistance is less deleterious than that for
an emitter resistance_ a non-uniform current distribution will eventually
occur as IC is increased.
6.2 Effect of Base Metallization
The problem has been analyzed in a fashion similar to that of
Ref. [2] with the exception that in the present case the resulting
differential equations are solved numerically. Figure 31 shows the
calculated results for the present 659 mask at a relatively large value
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TABLE 3
Predicted Performance for a 33 MM Dia. Fusion
VcEo(sUs ) hFE Ic(1) IB @ hFE = 5
(v) (A) (A)
400 1700 68
600 1200 48
Notes:
(i) VCE = 2.5V
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Fig. 31 Base-emitter voltage (normalized to kT/q = 25.6 mV) and
current density for the typical sector shown in Fig. 32.
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Figure 32. Metallization pattern showing base fingers and radial
distance from base trunk centerline.
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Fig. 33 Fractional reduction in emitter area vs. collector current
due to base metallization sheet resistance for the pattern
of Fig. 32.
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of IC. Figure 31 is a plot of normalized VBE along each base finger,
with the left-hand axis corresponding to the center of the base "bus"
or trunk that contacts all fingers. The metallization pattern is
labelled in Fig. 32.
It is not too surprising that most of the voltage drop occurs
along the trunk and only small voltage differences occur along each
finger.
With the present analysis, it is possible to predict the reduction
in effective area that will occur with a given pattern and base metal-
lization sheet resistance RSB. An example of this calculation is shown
in Fig. 33. This curve does not take into account the problem of emitter
current crowding which will cause a further reduction in effective area
It can be seen that the effects of base metallization begin to
be important for IC > 100A for the present design. As the device size
is increased, these effects become more serious and it will be desirable
to develop methods of improving the base contact to minimize the voltage
differences that occur along the base trunk.
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7. CONCLUSIONS
The major effort of this program has been the adaptation of
present large-area device technology to the fabrication of high-voltage
switching transistors. In carrying out this work a number of problems
have been solved which deal with the design and fabrication of these
transistors.
The work has been successful in the sense that a new transistor
(Westinghouse D60T) has been announced which has attracted a great deal
of interest from workers in the field of power electronics. The basic
design and processing for this device follow closely the results described
in this report. (The data sheet for this device is included in
Appendix 3.) It is anticipated thai the techniques described here will provide
a background for future device designs which are larger in area and
improved in performance.
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APPENDIX i
TEST DATA ON TRANSISTORS FABRICATED
DURING FIRST PERIOD OF THE CONTRACT
The initial design goals are given in Tables 4 and 5. It was
determined early in the contract period that an emitter area of at least
2
0.5 cm was required to simultaneously meet specifications (i) and (5).
A fairly coarse geometry mask was designed (mask 565) and 50 devices were
tested and delivered to NASA. These devices were originally intended for
an ion-engine space craft application which required VCE 0 (sus) _ 600V.
Table 6 lists measured data on these devices. The averaged
results are:
VcE(Sat) VcE(Sat) VcE(sus)
Specification Number (5) (6) (i)
Average of 50 devices 0.66V 0.55V 680V
Desired <0.4 <0.8 >600
As a confirmation of the design theory, a number of the devices did
simultaneously meet all three requirements; however, on the average
VcE(Sat) at 5A was about 50 percent larger than the goal. The main
reason for this increase is that the collector width on most of the
devices is thicker than the optimum value.
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Table 4 _ Dc Characteristics
Specification
Symbol Number Description Value
BVcEo(sUs) (1) Minimum collector-emitter 600 V at 100 m_A
sustaining voltage, base open
BVcE R(sus) (2) Minimum collector-emitter 800 V at 100 mA
sustaining voltage, RBE =
47 ohm
BVEB O (3) Minimum emitter-base break- 8 V at 1 mA
down voltage, collector open
ICER (4) Maximum collector-emitter 0.1 mA at 600 V
leakage current, RBE "=47 ohm
VcE(Sat) (5) Maximum collector-emitter 0.4 V
saturation voltage at
IC = 5A, IB = 0.25A
VcE(Sat) (6) Maximum collector-emitter 0.8 V
saturation voltage at
IC = l0 A, IB = 1 A
VBE(sat) (7) Maximum emitter-base 1.0 V
saturation voltage at
IC = 5 A, IB = 0.25A
hFE (8) Minimum dc forward current i0
transfer ratio at IC = l0 A,
VCE = 5 V
IC, max (9) Dc collector Current 15 A
absolute maximum rating
Proposed at beginning of contract.
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Table 5 -- Switching Times
Specification RFP Proposed
Symbol Number Description Value Value Units
t (10) Maximum collector current 0.1 0.15 #sr
rtse time*
t f (11) Maximum collector current 0.1 0.12 psfall time*
t (12) Maximum collector storage 0.5 0.7 pss time*
*Resistive load with IC = 5 A, IBI = IB2 = I A.
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Table 6 Test Data on Sample Devices _
7__ _z (s'3tj vc_0 oCharactci'istic _ _LO VEBO at I_-_O _ _ L
i_;'ck- (V)(_,) (--) (V) (_) >o .>_ (r_:)
seenote I 2 3 3 4 5 5 6 6 6
Dev,oJ_Run}_ Mask
63 I_ SF o.ho D 0.30 4OO 0.I 65 _I I 700_0 -- I000
65 12A SF 0.[,,9 D 0.42 600 0.0! 46 < I i 850 870 I000
79 12B SF 0.52 D 0.31 600 _ 0.5_A 50 • I i 970/60 -- i000
31 12_ _F 0.70 n 0.45 6o0 o.oo2 50 <l 1 !ooo/2o1 5o/2clOOO
83 12A SF 0.53 D u..c 600 0.002 54 _ I ,J40/oO -- !C0O
.,.L--_ _ ' r":_,_ J_ ._ _, c._3 525 o.1 5o <1 1 lOOO/5O-- lOOO
90_12_ s? 0.90 o 0,_1 22 0.] 39 <1 1 1050/60-- 1000
95 12A SF 0.74 D 0.41 1.2 0.I 41 <I 1 3000/60-- lOG0
99 12B SF 0.34 D 0.29 20 0.3 80 < 3 3 800/20 -- 3000
105 _Z& _6_ 0°69 S 0.50 hSO 0.i 46 8 0.5 _0 680 I000
109 12A SF 0.39 S 0.19 600 0.003 63 < I I II00/40 1100/4( I000
II0 12B SF 0.27 S 0.15 520 0.I 56 < 3 1 870/8[ 870/80 I000
111 _2_ s_ 0.97 s o,9o 580 o_1 51 < I 1 92o/%o95o/4o looo
114 12A 565 > 2.O S _ 2.0 425 0.i 17 8 0.03 620 750 I000
116 ]!B SF 0.22 S 0.53 220 0.I 47 < I I 700 750 20
117 12A SF 0°72 S 0.50 600 O.002 47 < i I 600 600 20
118 12B SF 1.01 S 1.01 475 0.i 27 _ I i 570 580 20
119 12B SF 0.78 S 0.85 600 1.5pA 31 < I i 560 520 ? 20
121 12A SF 0.5_ S 0.25 550 0.1 49 <1 i 650 680 20
126 12B 565 0.59 S O.h6 h20 0.I 50 8 0.2 530 640 20
128 12A 565 0.45 S 0.29 600 _ 0.5_A 50 8 0.5 550 675 20
129 12B 565 1.14 S 1.20 600 i _A 32 7.5 i 580 760 20
130 12A 565 0.66 S 0.50 600 1.3wA 54 8 O.Ol 525 600 20
132 12A 565 0.25 S 0.23 560 0.3 56 8 2_A 525 625 20
133 12A 565 0.65 S 0.36 530 0.I 34 8 0_I 650 775 20
.-._o
Table 6 (cont.)• _
(v) (m) (--) (v) C_) _" _ (_)
Units ....... --
see note . i 2 3 3 4 5 5 6 6 6
--_v._i _fin_ _sk , ,,
134 12B 565 0.47 1 S 0.37 h2_ 0.I _l )I 1 _0 600 PO
137 12A 565 0.66 .S. 0.46..... 600 _4 IwA 48 8 0.I 500 625 20
138 12B 565 1.60 S 1.90 575 0.I 23 6.7 I 560 725 20
139 12B 565 0.92 S 0.88 335 O.I 40 3.< l gl_ 65_ _o
140 12AI 565 0.30 S 0.,44 500 O.I 50 4! I 560 590 20
I__2 12A 565 0.90 S 0.80..... 260 O.I 27 7.5 ! 500 650 20
Ji_ _L2A 565 0.55 S 0.35 400 0,I [04 u O.I q,O 61e 20
145 12B 565 0.91 S 0.74 350 0.I 43 _I ! 600 660 20
147 12AI 565 0.34 S 0.39 600 gO.SwA 51 8 8_A 520 660 20
150 12B SF 0.53 S 0.23 600 O,5uA 5"4 _ i 1 600 &1o 20
152 12A SF 0.67 S 0.41 ..... 330 0.i 51 < I I 600 600 I000
",-55lZB SF 0.42 S 0.19 45O 0.1 48 < 1 1 70o 725 2o
156 I0 565 0.21 S 0.27 600 0.02 32 8 0.2 800 !000 "1000
164 32A SF o._2 s o.19 .. 8.5 o.l 59 <1 z 64o 65o 2o
L65 12B 565 1.75 S > 2,.0 600 3wA 24 1.5 i 580 725 20
L72 12A 565 0.61 S 0.36 50 0.I 36 1,5 I _80 780 20
182 12B 565 0.72 S 0.52 400 O.I 44 7.5 i 500 620 20
iS8 12A 565 0.65 S 0.35 140 0.I 35 5.5 I 5CO 610 20
!94 IZ_ 565 0.33 S 0.26 250 0.I _4 8 0.02 600 8_0 20
195 !2AI 565 0.45 S 0.58 600 0.02 38 < I i 525 540 20
_.00 lib SF 0.72 S 0.24 22 0.I 32 _ I I 610 630 20
202 12-T_ 565 0.26 S 0.2,..3 600 I wA 57 2.,< 1 _2c_ 6_O 20 _
203 12A 565 0.32' S 0.25 600 I _ 45 8 0.2 625 750 20
208 12A SF 0.24 S 0.15 400 :0.I 71 _ I I 525 550 20
210 12A SF 1.04 S 0.87 60 o.I 39 _ I ! 550 625 20
Table 6 (cont.) -_
o _,
Characteristic VcE(sat) Vcz(sat) VCE_O at _ZO hFE VEBO at _0 _ _o _ L
.. pack- (V) (_) (--3 (V) (_) _ (_)
i Units ..
: see note i 2 3 3 4 5 5 6 6 6
_v,_ Run_ rusk...................
2]] :12,_ sv :L.62 _, 1.70 2.5 0.i 2_ 1 1 67_ 700 2o
8412B SF 1.03 D 0.85 600 O.Olh 38 I 1 1175/4(-- I000
85 12A SF O.31 D 0.26 520 0.I 62 i I 925_ 0 -- i000
86 i°_: SF 0.,'.,5h 0.33. 600 0.003 60 I I I0_0/_i0-- !000
Table6 (cont.)
0 ] "-" _-'_,_,.f/eo.--
f •I,
Notes
Test Condi ti ons Eoui Dment Used
(1) VcE(sat) IC = 5A, IB = 0.25A Tektronix576, 300_secpulsed
(2) VcE(Sat) IC = lOA,IB = l.OA " " "
* Tektronix576, full-waverectified,
(3) VCEO'ICEO 60Hz
*IcE0 @ VCE0 = 600V or VCE0 @ ICE0 = O.ImA, whichever occurs first as voltage
is increased.
(4) hFE IC = lOA, VCE = 5V Tektronix 576, 300usec pulsed
(5) VEBO, IEB0 ** Tektronix576, full-waverectified,60Hz
**IEB0 @ VEB0 = 8V or VEB0 @ IEB0 = ImA,whicheveroccursfirstas voltage
is increased.
(6) *** VcEo(sUs), Ir = lOOmA,exceptwhere (W)SemiconductorDivisioninductive
n_tedby use of a slash, te-stset. L = 20mHor lO00mHas noted.
VCER(SUS) e.g.,950/40meansthe
voltagewas measuredat
40mA
***This test was initiatedusing L = lO00mH; however, destructiveoscillations
were sometimesobservedwith this inductanceand L was reduced to 20mH for
the remainderof the test.
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APPENDIX 2
TEST DATA ON TRANSISTORS FABRICATED
DURING THE FINAL PERIOD ON THE CONTRACT
Data is given in Table 7 for 25 devices which were delivered
to NASA at the completion of the contract. The design used for these
transistors is given in the text. Switching measurements were made
using the circuit of Fig. 22.
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TABLE 7 - TEST DATA
|
VCE G t IEBO VBE bE EONParameter VCEo(sU) hFE(Ic) = 2.5V @60A EOFF sv hFEO = 7V
Units (V) IC = 40A 50A 60A (A) (mJ) (_s) (-) (mA) (_) (mJ)
No. See Note: (I) (2) (2) (3) (4) (4) (2)
- 1 529 7.5 6.8 6.25 375 2.6 2.6 12 -- 278
2 444 20.0 17.2 14.3 857 3.36 3.7 31 .003
4 406 12.5 10.8 9.4 563 3.12 3.1 20 .002
6 464 21.0 17.9 15 900 3.68 4.0 40 -- 71 0.75
15 487 14.8 11.9 9.8 590 4.32 3.5 30 .759
20 435 25.0 20.0 16.2 973 3.08 4.0 43 -- 283
23 437 23.5 19.2 15.8 947 3.39 3.7 29 .002
24 458 19.0 15.6 13.0 783 3.57 3.4 36 6.95
29 433 21.0 16.7 13.6 818 3.4 3.5 39 16.4
45 416 17.0 14.3 12.5 750 2.59 3.7 28 -- 177
48 459 20.0 16.1 13.6 818 36 .001
49 442 22.0 18.5 15.0 900 39 1.30
56 426 21.0 16.7 13.6 818 36 1.61
72 384 ii.0 i0.0 9.1 545 16 -- 59
79 471 12.5 10.2 8.9 537 22 66
90 377 19 14.3 11.5 692 2.34 1.5 39 -- 324
92 382 17.4 13.2 10.7 643 1.71 1.6 38 -- 300
93 384 20.0 14.7 12.2 735 2.88 2.2 41 1.05
96 392 14.3 10.9 9.2 554 38 93
98 388 20.0 15.2 12.0 720 52 16.3
102 370 21.1 16.1 13.3 800 2.67 2.0 46 2.27
103 411 19.0 13.9 11.3 679 42 125
107 446 22.0 16.1 13.0 800 3.20 2.5 49 70 0.75
108 393 20.0 15.6 13.0 783 39 1.68
2 460 11.8 i0.0 8.55 513 24 1.0
r
Notes: (i) VcEo(sUs) measured using inductive turn-off (L = 25 mH) with base open at IC = 200 mA.
(2) E is energy in turn-off pulse for collector current of 60A, clamp-voltage of 300V.
OFF 1
IBF = 5A, !BR = 8A, load inductance = 280 _H.
(3) hFE O is peak current gain, VCE = 5V.
(4) For I > 20 mA @ 7V, emitter leakage current was usually proportional to VEB , in this caseEBO ..
bE glves e_ec_tlve resistance, emltter-to-base.
APPENDIX 3
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Transistors," 1975 IEEE Industry Applications Society Conference Record,
pp. 459-463, Atlanta, October 1975.
P. L. Hower, "Application of a Charge-Control Model to High-Voltage
Power Transistors," IEEE Trans. on Electron Dev., ED-23, pp. 863-870,
August 1966.
P. L. Hower, J. B. Brewster, and M. Morozowich, "A New Method of
Characterizing the Switching Performance of Power Transistors," IEEE Ind.
App. Soe. Conf. Record-1978 pp. 1044-1049.
P. L. Hower and W. G. Einthoven, "Emitter Current Crowding in High-Voltage
Transistors," IEEE Trans. on Electron Dev., ED-25, pp. 465-471,
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APPENDIX 4
WESTINGHOUSE D60T DATA SHEET
October 1978
Inches Millimeters ISymbol Min. Max. Min. Max. _lml
A, 2500 63.50 ,_ ]1
C .110 .140 2.79 3.55"
L .812 20.62 rl_
"1L, .500 .600 12.70 15.24L, .250 6.35
M, .350 .450 8.88 11.42
cT, ,200 .240 5.08 6.09
aT, .145 .160 3.68 4.06
Z, .350 8.88
d,W 3,_-16 UNF-2A
Creep & Strike Distance.
0601 - 690 in. rain, (1760 rnm)
(InsecordencewithNEMAItsndardl.)
Finish-Nickel Plate.
Approx. Weight_8 oz. (227 g).
1, Complete threads to ext end towithin 2 V=
threads of seating plane.
2. Angularorientationofterminalsis
undefined.
3, Pitch dimmeter of 3/4-16 UNF-2A
(COATED) threads (ASA at. 1-1960)
D60 Outline
Maximum Ratings Applications Features
CollectorCurrent {peak):200 Amperes • High Frequency Inverters • Triple Diffused Design
Collector Current (continuous): 100 Amperes • Motor Controls • CBE Construction
Base Current (continuous):20 Amperes • Switching Regulators • 625 Watt Power
Power Dissipation:625 Watts at Tc =75°C • VLF Transmitters Capability
Operating and StorageTemperature: -50°C to
+200oc
Ordering Information
40O
450
500
Example: Select the complete ten digit device part number you desire from the shaded
area in the table above -- i.e. a D60T454010 describes a stud mount transistor rated at
4.50 volts, 40 amperes, and a gain of 10 at rated current (40 amperes).
*Note: Disc package (D62T), consult factor_.
DEVELOPMENTAL PRODUCT
These devices are developmental types intended for engineering evaluation
Specifications and data are subject to change without prior notme.
Westinghouse assumes no obligation for notice of change or future
manufactureof theseproducts
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Westinghouse Electric Corporation • Semiconductor Division • Youngwood, Pa. 15697
Electrical Characteristics (TCASE = 25°C unless otherwise specified)
Symbol Characteristic Test Conditions Min. I ' Typ. I Max. Units
VCEO(SUS) Collector-Emitter Sustaining Voltage IC = 200mA
IB = 0 See Page T33
300_;s Pulse
ICEV Collector Cutoff Current At Rated VCE 10 100 pA(Base Emitter Reverse Biased) VBE(OFF)= -1.5V,
Collector Cutoff Current At Rated VCE .8 3 mA
ICEV (Base Emitter Reverse Biased) VBEIOFF)= -1.5V, TC = 150°C
IEBO Emitter Cutoff Current VEB= 7V 5 mA
hFE DC Current Gain Rc = Rated, VCE= 2.5V 10 15
hFE OC Current Gain Ic : 90A. VCE = 2.5V 5
VCE(SAT) Collector-Emitter Saturation Voltage Ic = Rated IC/IB = 8.33 .75 1.25 Volts
VBE(SAT) Base-Emitter Saturation Voltage Ic/18 = 8.33 Volts
Ic = 4OA 1.O 1.25
Ic = 50A 1,25 1.50
Ic = 60A 1.50 1.75
COB Output Capacitance fTEST: 1 MHZ, VCB = 10V 2500 ,u)Jf
fr Gain-Bandwidth Product fTEST= 1 MHz, Ic = 5A, VCE= IOV 7 10 MHZ
ROJC Thermal Resistance Junction to Case VCE= 20V 0.2 °C/W
td Turn-On Delay Vcc = 250V, Ic = 40A 100 ns
tr Rise Time ResistiveLoad 181= Ia2 = 4.8A 0.9 1.0 pS
ts Storage Time Switch Times tp = 50 us 1.25 2.5 ps
tf Fall Time Duty Cycle< 2% 0.3 0.5 ps
30 I I I I
• I I 150°C
Ill(
lo I I I •
I
== I D.C. Currenl Gain _ _==
_.5 I Versus
;J ' Collector Current
== VCE = 2.5 Volts
._
III]
IIII
€_ :
. Illi
.. • .11
/
5 10 20 30 SO 100
Collector Current, IC, Amperes
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, o Typical_Resistive Swilching Times
I I I I I I I - Versus Collector Current --
___ Typical Transfer Characteristics _ _ I IVCE = 2.5 Volts ,,,-',=="
I 1 _ V=l • -7 VOlt=TC= 2S°C
Vcc =2SOVo_
• \ It,. _toqlgeTimeW_hout
1.TS _ . \.
I *BS°C tl• Storlg_l Time With
• 25oc, --Non-Sltumting Circuit--
=-- ........,I I I
lo 2o 3o
°o lo 2o 3o 4o so so 7o so 9o loo
Ce4k_torCu_Int, Ic.Ampl_l CollectorC_ent, Ic.Ampe,es
1;ypical Turn-off Time Versus j i vp J Storage=I Time=VersusiI
. -_-Collector Current For _ T_ ical
Clamped Inductive Switching -Collector Current For Inductive Switching"
I I I I I ........J, _WithandWithoutNon-Saturating Circuit,
p--- t=---_
-- I '°-- J.o,ZI
,1 WlthCircuit- -- Is o°c
to 20 30 40 10 20 30 40
Collector Cu_ent, IC, Ampex| Collector turret, Ic, Ampe_
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Calculated Maximum Forward Bias Safe Operating Area -- S.O.A.
20O Ic Pulsed
I I
Ic Continuous I100
10 Power Pulse _ \
l
E :
< s \
_.d -_
\ \" I I I I III
• Tc = 25°C XSingle Non-Repetitive Pulse X
• Applies for all Types X_ X _o 1
° \\ -
- -_
.. \-\. \
\
0.1
10 50 100 200 500
Collector-Emitter Voltage, VCE, Volts
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